Abstract -Power gating has emerged as a promising
INTRODUCTION
An important consequence of MOSFET device scaling for constant field at sub-100nm dimensions is the steep increase in leakage current. Reduction in supply voltage necessitates a corresponding reduction in threshold voltage (V th ) to maintain gate overdrive resulting in an exponential increase in leakage current [1] . In ultra-low power applications that demand tight energy budgets, static power becomes a significant source of power consumption, possibly dominating dynamic power. Among the various techniques proposed to suppress leakage current, power gating has received significant attention and has emerged as a promising technique [2] .
A power-gated circuit in its simplest form consists of a high-V th sleep transistor connected in series with an ensemble of connected gates referred to as a logic cluster. A sleep transistor of PMOS type is connected between power supply rail (V dd ) and the power supply node, Virtual-Vdd (V V dd ) of logic cluster whereas that of a NMOS type is connected between ground rail (Gnd) and ground node, Virtual-Gnd (V Gnd ) of logic cluster. The operation of sleep transistor is controlled by a signal connected to its gate. In this paper, a power-gated circuit refers to a cluster of logic gates with a PMOS transistor controlled by SLEEP signal as shown in Fig. 1(a) . Other forms of power-gated circuits are described in [2] . When SLEEP is high, power supply to the logic is cutoff; V V dd decreases as the stored charge discharges.
The circuit is then said to be in sleep mode. The leakage current decreases exponentially with V V dd resulting in energy savings. When SLEEP is low, current flows through the sleep transistor to charge circuit capacitances. V V dd increases due to charging effect until it reaches a steady state value less than V dd . A power-gated circuit is in steady state when there are no bounces on Virtual-Vdd due to short-circuit currents. We refer to this mode of operation as wakeup mode and the mode of operation after wakeup as active mode. The typical timing instants in a power gating cycle are shown in Fig. 2 .
Power gating is an invasive technique and incurs a penalty in terms of area, supply/ground noise, delay and energy overhead for mode transitions [3] . Hence most works have viewed design of power-gated circuits as an optimization problem of partitioning logic into clusters [4] or designing a sleep transistor network [5] satisfying constraints of peak current, maximum delay degradation, minimum wakeup delay and minimum sleep transistor area [3] - [6] . Cell clustering algorithms have been proposed and wakeup schedules derived in [3] and [6] such that peak current and wakeup time constraints are satisfied. Fundamental to both iterative techniques is the estimation of wakeup time for each logic cluster. In [7] and [8] , a need for wakeup latency estimation arises to quantify the effectiveness of proposed ground-bounce reducing techniques and intermediate strength power gating techniques respectively under a wakeup time constraint. In [9] , Xu et al. have proposed numerical approaches based on linear regression for estimation of V Gnd as a function of time in sleep mode. To estimate V Gnd at t = T sleep , a set of equations has to be solved region-by-region determined by sampling points on V Gnd for t < T sleep . In a scenario of logic clustering for run-time power gating, it may be necessary to evaluate V Gnd repeatedly at different times for different cluster candidates. To extend the same method to wakeup mode, size dependent sleep transistor current characteristics needs to be incorporated. In this case an analytical model for V Gnd would be highly desirable. This analysis is identically applicable to V V dd in a power-gated cluster with header type of sleep transistor used in this paper. Recent works have explored the possibility of run-time leakage reduction where only parts of the overall circuit are put to sleep during short periods of inactivity [10] [11]. The energy overhead and wakeup delay incurred during frequent mode transitions then become important parameters for consideration. In this context, a simple analytical model for estimation of wakeup time is useful when a need arises to estimate them for a number of cluster candidates iteratively during an optimization run.
In this paper, a method to estimate steady state Virtual-Vdd voltage of a power-gated logic cluster in sleep and wakeup modes from leakage current profiles of constituent logic gates and sleep transistor current is described. Further, using RC equivalent circuits for powergated logic cluster, models are derived for Virtual-Vdd in sleep and wakeup modes based on initial and final conditions and circuit time constants obtained from heuristic approximations.
Hence they are used to obtain closed form expressions for wakeup time and wakeup energy.
In other words, key design constraints have been captured into a single model using three parameters: sleep transistor resistance in linear region, the leakage current profile and input capacitance of each cell. An important aspect of this approach is the compact representation of leakage current profiles of logic clusters using polynomials. This paper is organized as follows. Section 2 describes the equivalent circuit of a powergated combinational logic cluster. In Section 3, the analytical method leading to determination of wakeup time and wakeup energy is described. The sensitivity of wakeup time and energy to model parameters are derived. In Section 4 experimental results are presented and discussed.
Section 5 concludes the paper.
EQUIVALENT CIRCUIT OF A POWER-GATED LOGIC CLUSTER
Models for subthreshold leakage current in short-channel MOSFET devices that capture its exponential behaviour with bias voltages have been described in detail in [12] . Using expressions for bias-dependent subthreshold current, compact models for leakage current have been developed at gate and circuit levels in a hierarchical way in [9] . It was shown that the leakage current can be represented by a voltage controlled current source (VCCS). Fig.   1(b) shows the equivalent circuit in terms of model parameters. The models were applied to logic gates in order to characterize them for leakage current at various voltages and input patterns. The total capacitance of the circuit was derived as sum of capacitances of all the inputs of all cells. We use the model at cell level in our work, but take a polynomial based approach to derive leakage current profile for the complete circuit [13] . For each cell, leakage current is determined at several voltages and the resulting profile is fitted with a polynomial of degree N in V V dd . The leakage current profile for the complete circuit is then obtained as sum of profiles of all cells weighted by number of their occurrences in the circuit. Thus, for each type of cell S i and input pattern j, the leakage current profile is represented by
where a k (S i , j) denotes coefficients of the polynomial in V V dd for cell S i and input pattern j. The total leakage current and the total load capacitance for n(S i , j) occurrences of each cell and each pattern are given by
(2)
where P , R i and M i are number of types of cells, number of possible input combinations for cell S i and fan-in of cell S i respectively. For notational simplicity, total leakage current for the complete circuit is represented as
in the rest of the paper. It should be noted that (4) has the form of nonlinear resistance. The units of a i 's can be derived to be A/V i . The physical meaning of a i is not important to our problem.
In order to derive heuristics for equivalent resistance of the circuit it is useful to view (4) as follows. For each value of V V dd , the VCCS outputs a current given by (4) . Therefore for each value of V V dd we infer that resistance of the circuit is given by
In this paper we refer to R s as pseudo-resistance. As leakage current decreases, R s increases as in a circuit composed of cells with high-V th transistors when compared with that of cells containing low-V th transistors or a small circuit compared with a large circuit when composed of the same family of cells.
VIRTUAL-VDD MODEL

Determination of Steady-State Virtual-Vdd Voltage
Consider the equivalent circuit model in Fig. 1(b) . Let the current through the sleep transistor during wakeup be denoted by I st , the total leakage current through the VCCS by I leak and the capacitive load charging current by I load . Then,
The current through the sleep transistor in linear region can be written as
where R lin denotes the resistance of sleep transistor in linear region. From (4), (7) and
becomes
To determine solutions to (8), we first determine the equilibrium points, the values of V V dd (t)
at which the solution is constant, i.e.,
Let r 1 , r 2 , ..., r N be the roots of Nth degree polynomial in (8) . Then, (8) and (9) can be written in combined form as
All V V dd = r i constitute equilibrium points of (10) . One of the roots r i satisfying the interval of validity V sleep < r i < V dd , where V sleep = V V dd (0) is determined to be the steady state Virtual-Vdd voltage.
Wakeup Mode Virtual-Vdd Model
During wakeup mode as V V dd increases towards V dd , the operating point of the sleep transistor moves from saturation region to linear region. Let R wu denote the effective resistance of the power-gated circuit when the operating point of sleep transistor is not in linear region.
Further, in logic clusters where the wakeup dependency [3] [4] is not satisfied due to changing logic states at some of the internal nodes in the cluster, short-circuit currents are generated.
Therefore R wu of power-gated circuit varies during wakeup mode. In general
where R st is sleep transistor resistance. However for circuits with low
In this paper, we choose a constant value R wu (V V dd ) = R lin heuristically in non-linear regions of operation so that a simplified treatment of V V dd is possible. In other words, the variation of R wu (V V dd ) from R lin is neglected. The reasons for choice of this heuristic is explained further in subsection 3.4.
A model for Virtual-Vdd in wakeup mode is obtained as a solution of the ODE in (10).
Among the possible solutions, the solution consistent with the initial and final conditions that V V dd = V sleep at t = 0 and V V dd = 0.99V f inal at t = T wu respectively is determined. We define wakeup time T wu as the time required by Virtual-Vdd to attain 99% of its final value from the instant of wakeup transition of sleep transistor.
Let r 1 denote an equilibrium point of (10) such that V sleep < r 1 < V dd . The solution satisfying the intervals of validity and moving towards r 1 is determined as below:
Applying the initial condition, (11) becomes,
Equation (12) gives a model for Virtual-V V dd in wakeup mode. Applying the final condition and replacing V f inal by r 1 , T wu is given by,
Wakeup energy is determined as
or
Sleep Mode Virtual-Vdd Model
In order to calculate T wu and E wu using (13) and (15) it is necessary to determine V sleep . In other words, if the cluster is in sleep mode for a time interval
should be noted that for simplicity both mode transitions are assumed to occur at t = 0, so that the initial condition for sleep mode is V V dd (0) = r 1 . In sleep mode, the sleep transistor is cut-off so that a leakage current I st,leak flows through it. I load in (5) is now a discharging current. Hence (5) for sleep mode can be written as,
Rewriting (16) similar to (8) ,
Equation (17) does not have solutions in closed form. To develop an approximation we consider a heuristic for choice of R s as explained in the subsection 3.5. Denoting R sp as the pseudo-resistance chosen by applying the heuristic and writing equations analogous to (8) and (10), the model for Virtual-Vdd in sleep mode can be derived as below:
where r s i represents roots of the polynomial in sleep context. Let r s 1 denote an equilibrium point of (19) such that r 1 < r
At the end of active mode, the value of Virtual-Vdd satisfies
where ∆V V dd,max is the maximum degradation of V V dd due to dynamically changing inputs of logic cluster. In this work, it is assumed that the power-gated logic cluster remains in active mode for a duration long enough with appropriate input conditions that V V dd = r 1 at the end of active mode. This assumption is mostly true in low-power, low-performance circuits. Hence, applying the initial condition that V V dd (t) = r 1 at t = 0 and final condition that V V dd = V sleep at t = T sleep we have
We note that (12) and (21) are similar except for circuit parameters in form of time constants and terminal conditions.
Heuristic for R wu
The I SD vs V SD characteristics of a PMOS transistor from an industrial 65nm CMOS technology library and its linear approximation for V SD ≤ V DSAT are shown in Fig. 3 . It can be seen that for V SD ≤ 0.227V , the characteristics can be approximated by the linear model in (7), with R lin being the resistance of sleep transistor in linear region determined as the inverse of slope of I SD vs V SD characteristics. Table I 
Heuristic for R s
The voltage dependent pseudo-resistance changes as V V dd evolves with time according to (21). Hence it can be inferred that the time constant R s C L also varies with time. In our experiments, we have observed that in large logic clusters, the values of pseudo-resistance and its dynamic range are less than that for small logic clusters as leakage currents are higher in the former case. A typical variation of pseudo-resistance with V V dd is shown in Fig. 4 in the next section. The effect of a larger value of pseudo-resistance on V V dd is that it takes a longer time for V V dd to change between specific voltage levels than with smaller values.
Typically, higher values of pseudo-resistance determine V V dd after about 4 time constants of sleep time. Considering these observations, we choose R sp as the pseudo-resistance at . From (13) and (15), the expressions for sensitivity factors are derived as,
The bounds on variation of T wu and E wu with variation of V sleep are thus obtained from
Similarly the other pairs of sensitivity factors w.r.t R wu and C L are given by
and
The term r 1 is considered to be a constant as it depends on V dd , a i and R lin , which can be determined with high accuracy. In the next section, these equations are examined in the context of our experiments to analyze variations of wakeup time and energy w.r.t variations in model parameters. It should be noted that impact of short-circuit currents at wakeup on T wu and E wu have been neglected in this work. They create the effect of altering R wu during wakeup. A model to estimate short-circuit currents in logic gates with varying virtual supply voltage would be required to account for its effects. It is proposed to take it up as future work.
EXPERIMENTAL RESULTS
To validate the model and approximations proposed above we compare its application to eight ISCAS85 benchmark circuits [14] listed in Table II with simulations using Spectre circuit simulator of Cadence Virtuoso ICFB. These circuits represent a maximum variation of about 9× in gate complexity and equivalent circuit capacitance between each other. The circuits are synthesized with a restricted set of logic gates as enumerated in Table II . For half of the circuits mentioned in the table, the cell library has two additional cells of half adder and full adder. Each standard cell in Table II is characterized for leakage current for a supply voltage variation between 0 and 1V for all input patterns at an operating temperature of 100°C using For our simulations with Spectre, the supply voltage V dd is set to 1.0V. The evolution of Virtual-Vdd during wakeup and sleep modes is shown in Fig. 5 . In Table III , the maximum voltage levels attained by Virtual-Vdd with sleep transistors of different sizes for c6288, c5315 and c432 are given. Using the method described in section 3.1, they are determined to be within an error margin of 1.9%. 
CONCLUSION
In this paper, we have presented a model for Virtual-Vdd voltage from which wakeup time and wakeup energy of a power-gated logic cluster can be estimated. Polynomial representations were used for static current profiles leading to development of the model. In active mode, steady state Virtual-Vdd can be used to determine leakage energy of the cluster. In sleep 
